 Functional verification培訓 |
| 入學要求 |
|
學員學習本課程應具備下列基礎知識：
◆ 電路系統的基本概念。 |
|
班級規模及環境 |
|
為了保證培訓效果，增加互動環節，我們堅持小班授課，每期報名人數限5人，多余人員安排到下一期進行。 |
|
上課時間和地點 |
上課地點：【上�！浚和瑵髮W(滬西)/新城金郡商務樓(11號線白銀路站) 【深圳分部】：電影大廈(地鐵一號線大劇院站)/深圳大學成教院
【北京分部】：北京中山學院/福鑫大樓 【南京分部】：金港大廈(和燕路) 【武漢分部】：佳源大廈（高新二路）
【成都分部】：領館區1號（中和大道）
最近開課時間(周末班/連續班/晚班）：Functional verification培訓：2025年12月15日..以服務質量為生命....共贏、共創....資深工程師授課.....直播、現場培訓皆可....用心服務.......... |
|
學時 |
◆課時： 一個月
◆外地學員：代理安排食宿（需提前預定）
☆合格學員免費頒發相關資格證書，提升您的職業資質
作為最早專注于嵌入式培訓的專業機構，曙海嵌入式學院提供的證書得到本行業的廣泛認
可，學員的能力得到大家的認同。
☆合格學員免費推薦工作
★實驗設備請點擊這兒查看★ |
|
最新優惠 |
|
◆團體報名優惠措施：請咨詢客服 |
|
質量保障 |
|
1、培訓過程中，如有部分內容理解不透或消化不好，可免費在以后培訓班中重聽；
2、培訓結束后,培訓老師留給學員手機和Email,免費提供半年的技術支持，充分保證培訓后出效果；
3、培訓合格學員可享受免費推薦就業機會。 ☆合格學員免費頒發相關工程師等資格證書，提升您的職業資質。專注高端培訓13年，曙海提供的證書得到本行業的廣泛認可，學員的能力得到大家的認同，受到用人單位的廣泛贊譽。 |
Functional verification培訓
|
第一階段 Incisive Comprehensive Coverage
Course Description
This is an Engineer Explorer series course. The Engineer Explorer courses explore advanced topics.
This course explores Incisive? comprehensive coverage features, with which you can measure how thoroughly your testbench exercises your design. The course addresses coverage of SystemC, VHDL, Verilog?, and mixed-language designs. Not all coverage features are available with all languages.
The course discusses the collection and analysis of the following types of coverage:
- Code (block, expression, toggle, state, and arc) coverage
- Data-oriented functional coverage using SystemVerilog covergroups
- Control-oriented functional coverage using PSL and SystemVerilog assertions
Learning Objectives
After completing this course you will be able to:
- Effectively use the Incisive comprehensive coverage with your SystemC, VHDL, Verilog, and mixed-language designs
第二階段 Incisive SystemC, VHDL, and Verilog Simulation
Course Description
This course addresses Incisive? mixed-language (SystemC?, VHDL, and Verilog?) event-driven digital simulation. The course takes you through the compilation, elaboration, simulation, and interactive debug process, at each step explaining the most commonly used options. This course treats the SystemC, VHDL, and Verilog languages equivalently. You can do the labs in your choice of language.
Learning Objectives
After completing this course you will be able to:
- Compile, elaborate, link, and simulate a design: Understand how to specify the inputs and outputs at each phase, configure the design, and control each process for effectiveness and optimal performance.
- Debug a design with the textual interactive simulation interface: Briefly examine most of the interactive commands for the purpose of understanding what capabilities are available and how you can use them in a script to drive batched regression tests; practice these capabilities in the context of a scripted debug scenario.
- Debug a design with the graphical interactive simulation interface: Examine many of the capabilities of the feature-rich SimVision graphical simulation analysis environment; practice these capabilities in the context of a scripted debug scenario.
- Utilize some of the other tools available to assist your simulation-related efforts to: Verify your platform's patch level, protect your intellectual property, “lint” your design and filter and sort the analysis report, manage your library of compiled design objects, compare simulation traces, package your design for transmittal, and much more.
- Optionally: Understand the issues involved with mixed-language instantiation, simulation, and debugging; examine the mechanics of interconnecting components of multiple languages; choose and simulate a mixed-language design configuration containing at least one HDL component and at least one SystemC component.
|
|
|
国产伦精品一区二区三区精品_蜜臀av无码精品人妻色欲_www夜片内射视频日韩精品成人_国产精品永久免费视频
